A simple, terminal-based boolean logic simulator
Radec | ||
src | ||
.gitattributes | ||
.gitignore | ||
readme.md |
RADEC
TODO
- implement vector file parsing
- define all classes more completely
- Add constructors for the gate classes which are used in the simulation class to make them.