TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

update readme

Browse Source
This commit is contained in:
Joel Beckmeyer 2017-04-26 20:13:52 -04:00
parent e43e92f041
commit 237e5cd61a
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
readme.md
View File

@ -81,8 +81,9 @@ An example vector file is shown below:
TIME: 0....5....10...15...20...25 TIME: 0....5....10...15...20...25
Please enter filename: circuit4
What time do you want to simulate to (default 60ns)? Please enter filename: circuit4
What time do you want to simulate to (default 60ns)?
Wire Traces: Wire Traces:
A: _------------------------------------------------------------ A: _------------------------------------------------------------