TnSb
/
radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

update readme

This commit is contained in:
Joel Beckmeyer 2017-04-26 20:12:35 -04:00
parent cf097c0631
commit e43e92f041
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
readme.md
View File

@ -69,15 +69,15 @@ An example vector file is shown below:
What time do you want to simulate to (default 60ns)?
Wire Traces:
A: \_\_\_\_\_\_-----------------
A: ______-----------------
B: ---------\_\_\_\_\_\_\_\_\_\_\_\_\_\_
B: ---------______________
C: \_\_\_\_-------------------
C: ____-------------------
D: ------------xxxxxxxxxxx
E: xxxxxxxxxxxxxxxx\_\_\_\_\_\_x
E: xxxxxxxxxxxxxxxx______x
TIME: 0....5....10...15...20...25
@ -85,9 +85,9 @@ Please enter filename: circuit4
What time do you want to simulate to (default 60ns)?
Wire Traces:
A: \_------------------------------------------------------------
A: _------------------------------------------------------------
C: xx-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_x-x\_
C: xx-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_x-x_
TIME: 0....5....10...15...20...25...30...35...40...45...50...55...60