A simple, terminal-based boolean logic simulator
Go to file
2017-04-10 16:39:03 -04:00
Radec Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
src implement findWire() and clean up code 2017-04-10 16:39:03 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md implement findWire() and clean up code 2017-04-10 16:39:03 -04:00

RADEC

TODO

  • implement vector file parsing
  • develop pQueue class
  • define all classes more completely