TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
78 Commits 1 Branch 0 Tags
217e1aab7156cfaeecbde8ec0e201ef507599915
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joel Beckmeyer 217e1aab71 remove newline from prompt
2017-04-23 21:02:10 -04:00
circuit
add the amazing test cases
2017-04-23 20:57:44 -04:00
Radec
Fix the gate evaluate definition to return event
2017-04-23 19:29:29 -04:00
src
remove newline from prompt
2017-04-23 21:02:10 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
actually update readme
2017-04-23 20:32:31 -04:00

readme.md

RADEC

TODO

  • implement printing
  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%