TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
A simple, terminal-based boolean logic simulator
103 Commits 1 Branch 0 Tags 429 KiB
C++ 99.4%
Batchfile 0.6%
2a71f66210
Go to file
daniel 2a71f66210 just some housekeeping
2017-04-25 13:50:13 -04:00
circuit just some housekeeping 2017-04-25 13:50:13 -04:00
Radec just some housekeeping 2017-04-25 13:50:13 -04:00
src Merge branch 'master' of https://daniel12997@gitlab.com/AluminumTank/radec.git 2017-04-24 23:06:27 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md update readme 2017-04-24 22:41:01 -04:00

readme.md

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing