TnSb
/
radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
A simple, terminal-based boolean logic simulator
23 Commits 1 Branch 0 Tags 429 KiB
C++ 99.4%
Batchfile 0.6%
Go to file
Joel Beckmeyer 53198547c0 add simple evaluation to andGate 2017-04-10 19:49:35 -04:00
Radec Define the wire class 2017-04-10 18:57:03 -04:00
src add simple evaluation to andGate 2017-04-10 19:49:35 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md implement event class 2017-04-10 17:15:05 -04:00

readme.md

RADEC

TODO

  • implement vector file parsing
  • define all classes more completely