TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
120 Commits 1 Branch 0 Tags
6743fdd23239ef2f0cc27a925f22ef701ee904fb
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
daniel 6743fdd232 add the screenshots
2017-04-26 19:53:32 -04:00
circuit
finish the program and fix when a wire goes undefined
2017-04-25 14:38:15 -04:00
Radec
add the screenshots
2017-04-26 19:53:32 -04:00
Screenshots
add the screenshots
2017-04-26 19:53:32 -04:00
src
add the screenshots
2017-04-26 19:53:32 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
Homework6_Daniel_Joel.zip
add the screenshots
2017-04-26 19:53:32 -04:00
readme.md
update readme
2017-04-24 22:41:01 -04:00

readme.md

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%