TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
7 Commits 1 Branch 0 Tags
7de36407f2f7dfe6c7c09907964ddc192646038b
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joel Beckmeyer 7de36407f2 add several gate classes
2017-04-06 09:24:36 -04:00
Radec
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
src
add several gate classes
2017-04-06 09:24:36 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
add readme
2017-04-04 13:19:48 -04:00
test
add several gate classes
2017-04-06 09:24:36 -04:00

readme.md

RADEC

TODO

everything

Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%