TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
119 Commits 1 Branch 0 Tags
8a28bfcbe59fe288c102b0cb407a42364cb00459
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE

readme.md

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%