TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
46 Commits 1 Branch 0 Tags
959bca93c455a58760fa8b6fbb1d4374c5d1345a
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
daniel 959bca93c4 merge stuff
2017-04-20 12:42:47 -04:00
Radec
Add the simulation class and start populating it.
2017-04-20 12:41:43 -04:00
src
merge stuff
2017-04-20 12:42:47 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
implement event class
2017-04-10 17:15:05 -04:00

readme.md

RADEC

TODO

  • implement vector file parsing
  • define all classes more completely
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%