A simple, terminal-based boolean logic simulator
Radec | ||
src | ||
.gitattributes | ||
.gitignore | ||
readme.md |
RADEC
TODO
- implement printing
- debug: circuit parsing
- debug: vector parsing
- debug: simulation
- debug: printing