This website requires JavaScript.
Explore
Help
Sign In
TnSb
/
radec
Watch
1
Star
0
Fork
0
You've already forked radec
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
A simple, terminal-based boolean logic simulator
logic
logic-circuit
logic-gates
terminal-based
37
Commits
1
Branch
0
Tags
429
KiB
C++
99.4%
Batchfile
0.6%
9e2eb6760f
Branches
Tags
No results found.
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
APA
BibTeX
Cancel
daniel
9e2eb6760f
Ficed the class names for some gates
2017-04-10 21:11:51 -04:00
Radec
Define the wire class
2017-04-10 18:57:03 -04:00
src
Ficed the class names for some gates
2017-04-10 21:11:51 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
implement event class
2017-04-10 17:15:05 -04:00
readme.md
RADEC
TODO
implement vector file parsing
define all classes more completely