TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
15 Commits 1 Branch 0 Tags
a7a03caa95fdee87ac0be878e2f756078c38dfba
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
daniel a7a03caa95 Define the wire class 
Fix the pointers in gate
2017-04-10 18:57:03 -04:00
Radec
Define the wire class
2017-04-10 18:57:03 -04:00
src
Define the wire class
2017-04-10 18:57:03 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
implement findWire() and clean up code
2017-04-10 16:39:03 -04:00

readme.md

RADEC

TODO

  • implement vector file parsing
  • develop pQueue class
  • define all classes more completely
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%