A simple, terminal-based boolean logic simulator
Go to file
2017-04-10 17:15:05 -04:00
Radec Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
src implement event class 2017-04-10 17:15:05 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md implement event class 2017-04-10 17:15:05 -04:00

RADEC

TODO

  • implement vector file parsing
  • define all classes more completely