TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
55 Commits 1 Branch 0 Tags
c808dd3ec2001dba07d5d63ac1b7a6b409cba599
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE

readme.md

RADEC

TODO

  • implement vector file parsing
  • define all classes more completely
  • Add constructors for the gate classes which are used in the simulation class to make them.
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%