A simple, terminal-based boolean logic simulator

logic logic-circuit logic-gates terminal-based

Go to file

daniel cb89b1b657 Merge branch 'Daniel'		2017-04-10 21:07:24 -04:00
Radec	Define the wire class	2017-04-10 18:57:03 -04:00
src	fix all gate classes and add pointer to priority queue	2017-04-10 21:03:29 -04:00
.gitattributes	Add the basic class defineition for Wire and Gate.	2017-04-04 13:37:46 -04:00
.gitignore	Add the basic class defineition for Wire and Gate.	2017-04-04 13:37:46 -04:00
readme.md	implement event class	2017-04-10 17:15:05 -04:00

readme.md

RADEC

TODO

implement vector file parsing
define all classes more completely