TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
62 Commits 1 Branch 0 Tags
f64ee842690c9aa5bd97bf49fd86372441f5b0b7
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joel Beckmeyer f64ee84269 add parseVector function
2017-04-23 20:15:12 -04:00
Radec
Fix the gate evaluate definition to return event
2017-04-23 19:29:29 -04:00
src
add parseVector function
2017-04-23 20:15:12 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
Added something to the TODO.
2017-04-20 13:02:48 -04:00

readme.md

RADEC

TODO

  • implement vector file parsing
  • define all classes more completely
  • Add constructors for the gate classes which are used in the simulation class to make them.
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%