This website requires JavaScript.
Explore
Help
Sign In
TnSb
/
radec
Watch
1
Star
0
Fork
0
You've already forked radec
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
102
Commits
1
Branch
0
Tags
21084a033e246a0caa8be69ce14e774b6eacd06a
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
daniel
21084a033e
Merge branch 'master' of
https://daniel12997@gitlab.com/AluminumTank/radec.git
2017-04-24 23:06:27 -04:00
circuit
add the amazing test cases
2017-04-23 20:57:44 -04:00
Radec
stuff
2017-04-24 22:14:00 -04:00
src
Merge branch 'master' of
https://daniel12997@gitlab.com/AluminumTank/radec.git
2017-04-24 23:06:27 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
update readme
2017-04-24 22:41:01 -04:00
readme.md
RADEC
TODO
debug: circuit parsing
debug: vector parsing
debug: simulation
debug: printing
Description
A simple, terminal-based boolean logic simulator
logic
logic-circuit
logic-gates
terminal-based
Readme
429
KiB
Languages
C++
99.4%
Batchfile
0.6%
