TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
A simple, terminal-based boolean logic simulator
115 Commits 1 Branch 0 Tags 429 KiB
C++ 99.4%
Batchfile 0.6%
372466027a
Go to file
Joel Beckmeyer 372466027a fix grammar errors, printing errors, and bug with default simulation time
2017-04-26 11:31:40 -04:00
circuit finish the program and fix when a wire goes undefined 2017-04-25 14:38:15 -04:00
Radec finish the program and fix when a wire goes undefined 2017-04-25 14:38:15 -04:00
src fix grammar errors, printing errors, and bug with default simulation time 2017-04-26 11:31:40 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md update readme 2017-04-24 22:41:01 -04:00

readme.md

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing