This website requires JavaScript.
Explore
Help
Sign In
TnSb
/
radec
Watch
1
Star
0
Fork
0
You've already forked radec
Code
Issues
Pull Requests
Projects
Releases
Wiki
Activity
A simple, terminal-based boolean logic simulator
logic
logic-circuit
logic-gates
terminal-based
6
Commits
1
Branch
0
Tags
429
KiB
C++
99.4%
Batchfile
0.6%
3a88044f67
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
APA
BibTeX
Cancel
daniel
3a88044f67
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
Radec
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
src
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
add readme
2017-04-04 13:19:48 -04:00
readme.md
RADEC
TODO
everything