TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
108 Commits 1 Branch 0 Tags
65142fa5d8c2bef04edf539b5f3ab88ffc5c658d
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Joel Beckmeyer 65142fa5d8 add several functions and update others
2017-04-25 13:53:59 -04:00
circuit
add the amazing test cases
2017-04-23 20:57:44 -04:00
Radec
stuff
2017-04-24 22:14:00 -04:00
src
add several functions and update others
2017-04-25 13:53:59 -04:00
.gitattributes
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
.gitignore
Add the basic class defineition for Wire and Gate.
2017-04-04 13:37:46 -04:00
readme.md
update readme
2017-04-24 22:41:01 -04:00

readme.md

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing
Description
A simple, terminal-based boolean logic simulator
logiclogic-circuitlogic-gatesterminal-based
Readme 429 KiB
Languages
C++ 99.4%
Batchfile 0.6%