TnSb
/
radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
A simple, terminal-based boolean logic simulator
10 Commits 1 Branch 0 Tags 429 KiB
C++ 99.4%
Batchfile 0.6%
Go to file
Joel Beckmeyer 7ccf8ef646 update readme 2017-04-06 13:36:32 -04:00
Radec Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
src rename gate subclasses, add class declarations, and add skeleton 2017-04-06 13:28:20 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md update readme 2017-04-06 13:36:32 -04:00
test add several gate classes 2017-04-06 09:24:36 -04:00

readme.md

RADEC

TODO

  • implement circuit/vector file parsing
  • develop pQueue class
  • declare rest of needed gate types
  • define all classes more completely