A simple, terminal-based boolean logic simulator
Go to file
2017-04-25 10:36:51 -04:00
circuit add the amazing test cases 2017-04-23 20:57:44 -04:00
Radec stuff 2017-04-24 22:14:00 -04:00
src add static variable for tracking event number 2017-04-25 10:36:51 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md update readme 2017-04-24 22:41:01 -04:00

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing