TnSb/radec
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
A simple, terminal-based boolean logic simulator
99 Commits 1 Branch 0 Tags 429 KiB
C++ 99.4%
Batchfile 0.6%
c0662cb305
Go to file
Joel Beckmeyer c0662cb305 update readme
2017-04-24 22:41:01 -04:00
circuit add the amazing test cases 2017-04-23 20:57:44 -04:00
Radec stuff 2017-04-24 22:14:00 -04:00
src fix constructor error 2017-04-24 22:39:40 -04:00
.gitattributes Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
.gitignore Add the basic class defineition for Wire and Gate. 2017-04-04 13:37:46 -04:00
readme.md update readme 2017-04-24 22:41:01 -04:00

readme.md

RADEC

TODO

  • debug: circuit parsing
  • debug: vector parsing
  • debug: simulation
  • debug: printing